System Integration » History » Version 2

BASTIDE, Paul, 03/23/2016 10:23 AM

1 1 BASTIDE, Paul
h1. System Integration
2 1 BASTIDE, Paul
3 1 BASTIDE, Paul
The system we are proposing in order to achieve the objectives we defined is composed by the following subsystems :
4 2 BASTIDE, Paul
*The development board (DVB)
5 2 BASTIDE, Paul
*The DSPIC33F microprocessor of Microchip / Analog-to Digital Converter (ADC)
6 2 BASTIDE, Paul
*The thermocouple
7 2 BASTIDE, Paul
*LEDS to monitor the state of the program 
8 2 BASTIDE, Paul
*The 2-FSK  RF transimter
9 2 BASTIDE, Paul
*We are developing on the development board rather than the motherboard in order to test and validate our system.
10 2 BASTIDE, Paul
*As it is in a testing phase, we we also have the In-Circuit-Debugger ICD3 and our computer
11 2 BASTIDE, Paul
12 1 BASTIDE, Paul
The DSPIC33D is monted on the development board. We are using the Cubesat bus on order to distribute the different interfaces.
13 1 BASTIDE, Paul
We are using the ADC already installed in the DSPIC33F to measure the difference of voltage in the thermocouple and to software-tranformit in temperature.
14 1 BASTIDE, Paul
The DVB is fed by a power source, and the ICD3 is fed by the computer.
15 1 BASTIDE, Paul
16 2 BASTIDE, Paul
h2. Sub-SYstems and interfaces description
17 1 BASTIDE, Paul
18 2 BASTIDE, Paul
h3.LEDs
19 2 BASTIDE, Paul
20 2 BASTIDE, Paul
p.We are using standard 5 mm diameter red LEDs as monitors during the unfolding of the program.
21 2 BASTIDE, Paul
We are connecting them on the BUS connector, with their input side on I/O port 47,43,39,35, 31 and 29, their output  on I/O ports 46,42,38,34,30. During the program, setting the inputs I/O ports to high would turnon the LED, and to Low to turn them off
22 2 BASTIDE, Paul
23 2 BASTIDE, Paul
h3. ADC and interface XX
24 2 BASTIDE, Paul
25 1 BASTIDE, Paul
We are using the already  integrated ADC to recover the voltage on each wire of the thermocouple.
26 2 BASTIDE, Paul
The ADC is a device used to transform a continuous voltage to a digital bit stream. During the process, it has to quantify the analog input. We are taking advantage of that functionality so as to retrieve that quantification and reconvert it to voltage .
27 2 BASTIDE, Paul
28 2 BASTIDE, Paul
The ADC's principle is simple. For each ADC, (there is two of them on a DSPIC33F) it samples the analog input it has been specified, during an interval of time wich cannot be smaller than 75 ns. After the sampling has been done, it begins the conversion to a 16-bit word, storred in a buffer.  
29 1 BASTIDE, Paul
The ADC is controlled by a set of register, 16-bits words used to store the options of the ADC(the “x” is used to specify the number of the considered ADC) :
30 2 BASTIDE, Paul
*ADxCON1 : ADCx Control Register 1 : this register contains the following interesting options
31 2 BASTIDE, Paul
**ADON : ADC ON and OFF signal
32 2 BASTIDE, Paul
**AD12B : 10-bit or 12-bit Operation Mode : the ADC constore data on 10 or 12 bits in the 16-bit buffer.
33 2 BASTIDE, Paul
**FORM : Data ouput format : can be one of the following four:
34 2 BASTIDE, Paul
***Signed fractional
35 2 BASTIDE, Paul
***Fractional
36 2 BASTIDE, Paul
***Signed integer
37 2 BASTIDE, Paul
***Integer
38 2 BASTIDE, Paul
**SSRC : Sample Clock Source Select : select if the clock of the ADC is internally or externally driven
39 2 BASTIDE, Paul
**ASAM : ADC auto-Start : select wheter the sampling begins automatically after previuous conversion or when manually set
40 2 BASTIDE, Paul
**SAMP : used to specify when necessary to the adc to start smapling
41 2 BASTIDE, Paul
**DONE : the hardware store here a “1” when the conversion has been finished, and is reset automatically
42 2 BASTIDE, Paul
*ADxCON2 : ADCx Control Register 2 : this register contains the following interesting options
43 2 BASTIDE, Paul
**VCFG  Converter Voltage reference Configuration :   
44 2 BASTIDE, Paul
**CHIPS : Channel select :  the ADC can scan up to 4 channels (CH0, CH1, CH2, CH3), and we have to select which one(s) we want to use
45 2 BASTIDE, Paul
*ADxCON3 : ADCx Control Register 3 : this register contains the following interesting options
46 2 BASTIDE, Paul
**ADRC : ADC Conversion Clock source: internal or external
47 2 BASTIDE, Paul
**SAMC auto sample Time : set the time took to sample, as a multiple od Tad, which is a period set by the system for unitary conversion, which can’t be mower than 75 ns
48 2 BASTIDE, Paul
**ADC conversion clock : used to specify Tad by a calculation
49 2 BASTIDE, Paul
*ADxCHS123 : ADCx Input Channel 1,2,3 Select : used to set the input and ouput of the channels 1,2 and 3, but won’t be used by us.
50 2 BASTIDE, Paul
*ADxCHS0 : ADCx Input Channel 0 Select : we are to ote here that each channel can buffer one input. It does that by defining sample and sample B, and doing the onversion on either one of them alternatively. Here we will be using only the sample A. The register contains the following interesting fiels :
51 2 BASTIDE, Paul
**CH0NA : Channel 0 Negative Input select for sample A
52 2 BASTIDE, Paul
**CH0SA : Channel 0 Positive Input select for sample A : for CH0S/NA, we select the analagog input to read
53 2 BASTIDE, Paul
**ADxCSSH/L : ADCx Input scan select registers : used to select if the considered input are digitals or analog. If digital is selected, there won’t be any quantification possible with the 
54 2 BASTIDE, Paul
*ADCxPCFGH/L : ADCx Port configuration registers : used to select if the considered input are digitals or analog. If digital is selected, there won’t be any quantification possible with the ADC
55 1 BASTIDE, Paul
56 2 BASTIDE, Paul
h2. RF Transmitter and Interface 3
57 2 BASTIDE, Paul
58 2 BASTIDE, Paul
For the RF transmitter and the monopole antenna, we are simpling reusing what's was described in project Sputnik srikes back
59 1 BASTIDE, Paul
The RF transmitter is a 2-FSK transmitter suited to ON-OFF modulations of digital signals. It has a serial input port and a RF out port for a dedicated antenna apart from power and ground port.
60 1 BASTIDE, Paul
 
61 1 BASTIDE, Paul
RF Transmitter pinout.
62 2 BASTIDE, Paul
|_.Pin 	|_.Type |_.Function 
63 2 BASTIDE, Paul
|1 	|G 	|Ground 
64 2 BASTIDE, Paul
|2 	|I 	|Data input 
65 2 BASTIDE, Paul
|4 	|G 	|Ground 
66 2 BASTIDE, Paul
|11 	|O 	|RF output 
67 2 BASTIDE, Paul
|13 	|G 	|Ground 
68 2 BASTIDE, Paul
|15 	|P 	|+V 
69 2 BASTIDE, Paul
70 1 BASTIDE, Paul
Ground pins (1, 4 and 13) are internally interconnected.
71 2 BASTIDE, Paul
72 1 BASTIDE, Paul
Connection types: G = Ground, P = Power, I = Input, O = Output.
73 1 BASTIDE, Paul
74 2 BASTIDE, Paul
The interface between the motherboard and the transmitter is composed by the set of connections presented below.
75 2 BASTIDE, Paul
           //PIC HERE
76 1 BASTIDE, Paul
 
77 2 BASTIDE, Paul
h3. Monopole antenna and Interface 4
78 2 BASTIDE, Paul
79 1 BASTIDE, Paul
From mission requirements and targeted objectives, the antenna must be omnidirectional. In addition, deployable wired antennas are well suited to Cubesats. For the scope of the project, a simple monopole whip antenna is appropriate.
80 2 BASTIDE, Paul
81 2 BASTIDE, Paul
h4. Antenna design
82 2 BASTIDE, Paul
83 1 BASTIDE, Paul
A typical monopole quarter-wave antenna is built from a radiating wire whose length L is defined as follows:
84 2 BASTIDE, Paul
p=. L=c/(4fc)
85 1 BASTIDE, Paul
Where fc
86 1 BASTIDE, Paul
is the carrier frequency and c
87 1 BASTIDE, Paul
the speed of light.
88 2 BASTIDE, Paul
89 1 BASTIDE, Paul
Since the carrier frequency of the 2-FSK modulator is 433.92 MHz, the required length of the wire is: L = 17.3 cm.
90 1 BASTIDE, Paul
The figure belows shows the designed antenna to be mounted on the payload, connected to the RF transmitter.
91 1 BASTIDE, Paul
 
92 1 BASTIDE, Paul
Monopole wired antenna.